Abstract-In this paper, the impact of segregation layer density (N DSL ) and length (L DSL ) on scalability and analog/RF performance of dopant-segregated Schottky barrier (DSSB) SOI MOSFET has been investigated in sub-30 nm regime. It has been found that, although by increasing the N DSL the increased off-state leakage, short-channel effects and the parasitic capacitances limits the scalability, the reduced Schottky barrier width at source-to-channel interface improves the analog/RF figures of merit of this device. Moreover, although by reducing the L DSL the increased voltage drop across the underlap length reduces the drive current, the increased effective channel length improves the scalability of this device. Further, the gain-bandwidth product in a commonsource amplifier based on optimized DSSB SOI MOSFET has improved by ~40% over an amplifier based on raised source/drain ultrathin-body SOI MOSFET. Thus, optimizing N DSL and L DSL of DSSB SOI MOSFET makes it a suitable candidate for future nanoscale analog/RF circuits
I. INTRODUCTION
Due to better electrostatic integrity and planar structure ultrathin-body (UTB) single-gate silicon-on-insulator (SOI) MOSFET has attracted the attention of researchers [1] . However, since source/drain (S/D) series resistance (R SD ) is inversely proportional to junction depth, with reduction in SOI film thickness R SD increases. To alleviate this problem, raised S/D UTB SOI MOSFET (RSD UTB) has been proposed, in which the increased S/D area due to raised S/D reduces the R SD [2] . However, the Miller capacitance between gate and the raised S/D increases the parasitic capacitances of the device [3] . Despite replacing doped S/D by metal silicides can reduce R SD , the desirability of zero Schottky barrier (SB) height at metal-semiconductor (M-S) junction formed between metal S/D and the channel is a major challenge for SB SOI MOSFETs [4] [5] . In addition, ambipolar conduction and the increased subthreshold swing (S) limit the use of this device for analog/RF circuits [6] .
Recently, dopant-segregated SB (DSSB) SOI MOSFET has been proposed, in which SB lowering and thinning induced by dopant segregation layer (DSL) not only suppresses the ambipolar conduction but also improves the drive current of the device [7] . In spite of having improved drive current due to DSL, the high frequency performance of DSSB SOI MOSFET deteriorates as compared to RSD UTB [6, 8] . In order to improve the high frequency performance of this device lot of work has been carried out by different groups through experiments [9] [10] and by simulations [11] [12] . However, the impact of segregation layer doping density (N DSL ) and the length (L DSL ) on scalability and analog/RF performance of this device in sub-30 nm regime has not been investigated.
In this work, the impact of N DSL and L DSL on scalability and analog/RF performance of nanoscale DSSB SOI MOSFET has been investigated by using the MEDICI simulator. Further, the detailed guidelines for optimizing the performance of this device have also been presented. The organization of rest of the paper is as follows, Section II presents the device structures and the simulation methodology used in this work. Section III compares and discusses about the scalability, analog/RF performance and analog circuit performance of RSD UTB and DSSB SOI MOSFETs. Finally the conclusion is given in Section IV. . Further, to realize an underlap, overlap and the gate edge channel structures L DSL of 5 nm, 11 nm and 10 nm respectively have been considered by changing the lateral doping straggle in the DSL [14] .
II. SIMULATION SETUP
The drift-diffusion simulations incorporating image force SB lowering, SB tunneling and the mobility models have been carried out. Further, the analog/RF figures of merit have been extracted from the Y-parameter matrix generated by performing the small-signal ac analysis. In order to capture the gate induced drain leakage (GIDL) effect, band-to-band tunneling and the trap-assisted tunneling models from the MEDICI simulator [15] have been enabled. It has been shown that inclusion of quantum effects (QEs) which shifts the peak electron concentration away from the gate oxide interface towards the center of SOI film leads to shift in the threshold voltage of the device. Further, this effect is more significant for T Si < 5 nm [16] [17] [18] . Since T Si of 8 nm has been considered in this work, the impact of QEs can be ignored. To illustrate this, the impact of QEs on saturation threshold voltage (V TSAT ) of DSSB SOI MOSFET has been studied with and without the inclusion of QE models. Although a complete analysis of QEs is not possible with MEDICI simulator, a brief analysis incorporating the modified local density approximation (MLDA) model has been carried out. From Fig. 2 
III. RESULTS AND DISCUSSION

Band diagrams
Fig . 3 shows the simulated band diagrams of DSSB SOI MOSFET at various N DSL values. From the figure it can be seen that, with increasing N DSL the Fermi-level pinning effect and the increased band bending at S/D-to-DSL interface narrows the SB width. Further, in the offstate the wider tunneling barrier for the holes at the drain reduces hole current and hence suppresses the ambipolar conduction of the device [6] . However, the narrow tunneling width for the electrons at the source increases the subthreshold leakage of the device. On the other hand, in the on-state the electrons at the source can easily tunnel through the narrow tunneling barrier and leads to an improvement in the drive current of the device. Since similar kind of behavior has been observed at L DSL = 5 nm and L DSL = 10 nm, the band diagrams at these lengths are not shown here.
Scalability
The scalability is mainly characterized by S, drain induced barrier lowering (DIBL), on-state drive current (I ON ) and the off-state leakage current (I OFF ) of a MOSFET [2] . The DIBL is defined as [2] 
where V TLIN Fig. 4 (a) it can be seen that, with increasing N DSL at fixed L DSL of 11 nm, the reduced contact resistance at S/D-to-channel interface improves I ON of DSSB SOI MOSFET. However, as can be seen from Fig. 4(a) -(b) with increasing N DSL the I OFF , S and DIBL of this device also increases. Thus, although by increasing N DSL the improved I ON due to narrow SB width improves high frequency performance, the increased I OFF , S and DIBL deteriorates the scalability of the device.
On the other hand, decreasing L DSL at fixed between high frequency performance and the scalability of this device.
Analog Performance
The key figures of merit which characterize the analog performance of a MOSFET are the output conductance (g d ), transconductance (g m ), intrinsic gain (g m /g d ) and the transconductance generation factor (g m /I D ) of the device [20, 21] . Further, the gate capacitance (C G ) which is normally defined as the sum of parasitic gate-to-source (C gs ) and gate-to-drain (C gd ) capacitances plays a vital role in analog circuits. ; ▲-▲: L DSL = 10 nm, N DSL = 1 × 10 20 cm -3 .
From Fig. 5(a) it can be seen that, although increasing N DSL and L DSL of DSSB SOI MOSFET leads to an increase in C G , in comparison to RSD UTB the increase in C G is significantly low. This is mainly because of the planar structure of DSSB SOI MOSFET. Further, since an overlap channel of length 1 nm and an underlap channel of length 5 nm is present at L DSL = 11 nm and L DSL = 5 nm respectively, C G at L DSL = 11 nm is larger as compared L DSL = 5 nm.
Further, from Fig. 5(b) it can be seen that, increasing N DSL at L DSL = 11 nm, the reduced S/D-to-channel contact resistance improves g m of DSSB SOI MOSFET [11] . However, as can be seen from Fig. 5(c DSSB SOI MOSFET improves in weak inversion region whereas in strong inversion region it reduces. Thus, reducing L DSL of DSSB SOI MOSFET increases the suitability of this device for low-power analog circuits whereas increasing N DSL makes it suitable for high frequency analog circuit applications.
RF Performance
The RF performance is mainly characterized by unitygain frequency (F t ), maximum power gain frequency (F max ), short-circuit current gain (A ishort ) and unilateral power gain (U) of a MOSFET [21, 22] . The A ishort and U interms of Y-parameters can be expressed as [22, 23] 
  .
From these equations F t and F max can be approximated by considering the small-signal equivalent circuit model of a long-channel MOSFET. Fig. 7 shows the variation of F t and F max as a function of V GS for RSD UTB and DSSB SOI MOSFETs at various N DSL and L DSL values. Here, instead of using approximated F t and F max equations, Y-parameter matrix generated by performing the small-signal ac analysis has been used to get the exact values of F t and F max . The equations used for extracting F t and F max are [21] 
, (5) where f 0 is the small-signal frequency. From these equations, F t and F max have been extracted by varying f 0 from 1 MHz to 1 THz and recorded when A ishort and U rolls-off to unity.
From Fig. 7 it can be seen that, by increasing N DSL at L DSL = 11 nm both F t and F max of DSSB SOI MOSFET improves as compared to RSD UTB. This is mainly due to improvement in g m of DSSB SOI MOSFET. Further, in spite of having reduced g m at L DSL = 5 nm, the significant reduction in parasitic capacitances improves both F t and F max of DSSB SOI MOSFET. In addition to this, from Fig. 8 it can be seen that, with increasing N DSL of DSSB SOI MOSFET both A ishort and U of this device improves as compared to RSD UTB. This is also attributed to improvement in g m of DSSB SOI MOSFET. Thus, optimizing N DSL and L DSL of DSSB SOI MOSFET leads to significant improvement in RF performance of this device even when compared with RSD UTB. Since the gate oxide thickness of 1 nm has been considered, the direct tunneling through the thin oxide can lead to an increase in the gate leakage current [17] , which may lead to marginal variations in the values of I ON , I OFF and the analog/RF figures of merit of the devices. However, since the focus of this work is to study the significance of N DSL and L DSL on DSSB SOI device design and optimization, even with such a thin gate oxide the overall conclusions of this work would remain unchanged.
Analog Circuit Performance
In order to evaluate the impact of N DSL and L DSL on analog circuit performance of DSSB SOI MOSFET a common-source (CS) amplifier based on this device has been analyzed. The Y-parameter matrix obtained during small-signal ac analysis has been further used to extract the intrinsic open-circuit voltage gain (A Vopen ) and 3-dB bandwidth (F 3dB ) of the devices. The A Vopen interms of Yparameters can be expressed as [22] 
By using this expression the frequency response of CS amplifier has been obtained at various L G values from which F 3dB of all the devices has been extracted. Fig. 9 shows the variation of F 3dB , A Vopen , and the gainbandwidth product (GBP) as a function of L G for RSD UTB and DSSB SOI MOSFET with various N DSL and L DSL values.
From Fig. 9 (a) it can be seen that, although increasing N DSL and L DSL of DSSB SOI MOSFET improves A Vopen of DSSB SOI amplifier, this improvement in A Vopen is significantly low as compared to RSD UTB amplifier. However, as can be seen from Fig. 9(b) , with increasing N DSL and L DSL of DSSB SOI MOSFET, F 3dB of DSSB SOI amplifier improves as compared to RSD UTB amplifier. Further, from Fig. 9(c) it can be seen that, despite having reduced A Vopen in N DSL and L DSL optimized DSSB SOI amplifier, GBP of this amplifier is ~40% higher over the RSD UTB amplifier. Thus, optimizing N DSL and L DSL of DSSB SOI MOSFET improves the analog/RF circuit performance of this device. .
